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Abstract 
In recent years, regular expression has been widely used in many network fields, but more and more 
applications require real-time update FSM and a space reduced DFA due to limited memory capacity. In this 
paper, we firstly propose a new architecture on FPGA supporting real-time update FSM, and design a special 
protocol for this update. Secondly, in order to support large-scale and complex semantic regular expression rule 
sets, we design an improved run-length encoding (iRLE) algorithm based on FPGA to reduce the DFA’s 
storage space. The proposed algorithm gains a good compression ratio and requires only 2 clock cycles per a 
state transition. The experimental results also show that the new algorithm has both advantages of compressing 
ratio and speed, and the maximum throughput of the automaton can reach 10.7Gbps. 
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1. Introduction 
As we all know, regular expressions (regex) with a power of description, in recent years, have been widely
used in many fields of networking, such as traffic control and optimization, content audit, service billing, 
intrusion detection system (IDS), user behavior analysis, and information filter. The premise of these 
applications can be achieved is that can perform line-speed deep packet inspection (DPI) using regular 
expression matching technique, which means that comparing every bytes of the real-time income stream with a 
great number of regular expression rules determine whether a particular string described by regular expressions 
occurs in input stream or not. However, both bandwidth of network and scale of regular expression rules set are 
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growing. For large scale regular expression rule sets, performing deep packet inspection incurs performance 
bottleneck in terms of line-speed content matching and state explosion of automata due to complex rule 
semantics. Therefore, facing the gigabit per second real-time network flow, the traditional software-based 
solution for deep packet inspection is hard to meet the requirement of real-time matching input data, because 
the capacity of memory and the compute power of processor are limited, while the solution based on 
reconfigurable hardware, like FPGA, can perform regular expression matching in line-speed on the ground of 
that it can concurrently compare each byte of importing stream with each rule of regular expression sets. In 
recent years, FPGA-based regular expression matching technology has become a new research hotspot. This 
paper focuses on using FPGA to design a fast and efficient regular expression matching system.  
Traditionally, finite state machine (FSM) is used to implement regular expression matching. There are two 
main types of FMS: the non-deterministic finite automata (NFA) and deterministic finite automata (DFA). The 
space complexity of NFA is O(n) and its searching time complexity for per input character is O(n), while 
DFA’s storage complexity is O(2n) in the worst case and its searching time complexity is O(1), where n 
represents the length of regular expression. In FPGA platform, the NFA’s searching time can reduce to O(1), 
such as [1], but it is hard to update the FSM real-timely because its implement is based on circuit. To a certain 
extent, this problem has hindered the application of NFA in real-time monitor system, such as IDS. Because 
DPI need to real-timely respond to the income packets and does not allow a long time to update the on-chip 
automaton when the rule sets changed. However, DFA approaches based on FPGA matching one input 
character is still O(1) like software implementation, but it consumes a great quantity of memories due to O(2n) 
of storage space in the worst case. And a DFA based on FPGA can real-timely update the automata because the 
DFA is a memory-based FSM and its memory updating, compared with circuit-based FSM, is relatively easy to 
implement. 
The rest of the paper is organized as follows. Section 2 briefly mentions related work, while section 3 
illustrates the details of DFA real-time update structure and implementation. In section 4 provides the principle 
and the implementation of iRLE DFA compression algorithm. Section 5 describes the experimental evaluation, 
and finally, section 6 concludes our work and suggests next possible ways of our research. 
2. Related Work 
In recent years, many researchers have proposed a lot of effective regular expression matching algorithms. 
In 2001, R. Sidhu and V. K. Prasanna [1] firstly implement regular expression matching on FPGA using non-
deterministic finite automata. Their design special algorithm to compile regular expressions into VHDL 
described circuit. Since then, it has aroused many related research work such as [2-8], which concern about 
how to take full advantage of FPGA resources to speed up regular expression matching. Hayes C. L. with Luo 
Y. [2] propose a named DPICO FSM, the DPICO merge transitions that are the maximum number of 
transitions from one state to an identical state into a default transition. The FSM will select the default 
transition to transfer when it fails to meet the right transition. Their experimental results show that the DPICO 
can reduce more than 90% storage space and its compression rate is inverse ratio to transition factor of number 
of transitions to number of states. In [3] Yi-Hua et al. propose a method can directly map NFA into a circuit, 
the method can efficiently match single character constrained repetitions by using parallel shift-register lookup 
tables and performance complex character classes matched using a block memory based classifier shared 
among regular expressions. Their experimental results show that their FSM’s throughput can reach 11Gbps on 
Xilinx Virtex 5 chip with Snort regular expression set.  
In order to reduce memory redundancy of DFA, many works study how to reduce the space redundancy of a 
DFA transitions matrix in recent years, such as D2FA [9] and¥FA [10]. The main ideas of these algorithms are 
to eliminate the redundancy of DFA by introducing a new compressed DFA structure, and many DFA 
compression algorithms make a tradeoff between matching speed and storage space. Kumar et al. [9] observe 
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many similar next state transitions among states for a same input characters subset. According to this 
observation they propose a new algorithm called D2FA to compress the DFA state transition matrix by 
introducing a default transition. The experimental results show that a D2FA can reduces transitions more than 
95% compared to original DFA. However, D2FA transition mechanism is possible to look up memory multiple 
times per input character, leading to a higher memory band. Based on the observation that most adjacent states 
share a large part of identical transitions, Ficara et al. [10] propose a new representation for deterministic finite 
automata, called Delta Finite Automata (¥FA), which record the transition set of current state into a local 
memory, and only store the differences between current state and next hop state. In this way, ¥FA gains a 
perfect compression result. In addition, this algorithm requires only a state transition per character, and this 
allows a fast string matching speed. 
In this paper, we propose a new architecture FPGA-based for DFA, this architecture support real-time 
updating on-chip automaton. Besides, thanks to limited on-chip memory, this paper also proposes a new DFA 
compression algorithm based on this architecture for the sake of reducing the DFA’s storage space. 
3. DFA Real-time Update Design 
In the discussion above, the ability of real-time update of FSM plays a quite important role in many real-
time handling systems. In this section, we present an architecture and protocol for timely update DFAs. 
3.1. DFA update architecture 
In order to have the ability of real-time and online updating DFA, we select Xilinx Zynq-7000 board by an 
elaborated design to achieve this function. The Zynq-7000 is a new SoC platform, which is composed of an 
ARM dual-core Cortex™-A9 MPCore processors and Artix-7 or Kintex-7 FPGA chip. The Zynq-7000 device 
combines the software programmability of a Processor with the hardware programmability of an FPGA. So, the 
platform has both advantages of processor and FPGA.  
The architecture of a regular expression matching system (REMS) consists of online and offline two parts 
connect by Ethernet network, as shown in Fig. 1. The offline part is mainly composed of a module for DFA 
generator, a control module for DFA update and some relative programs. Which part runs on common 
computer (also called host computer). In the procedure of generating a DFA, at first, parse tree is created from 
the regular expressions, and then using Thompson’s construction method generates a NFA from the parse tree. 
The next step is to convert the NFA into an equivalent DFA automaton and then generates the equivalent 
minimized DFA in terms of state number. At the end, it outputs a state transition matrix of a DFA, which will 
be used for regular expression matching on FPGA. The online part is a hardware platform based on FPGA of 
Zynq-7000, which mainly deploys FSM engines for regular expression matching. Zynq-7000 consists of two 
parts of ARM Cortex-A9 processor-based processing system (PS) and Artix-7 or Kintex-7 FPGA-based 
programmable logic (PL), corresponding with host computer, we also call the PS as console computer. 
Between the PS and the PL, a high-performance AXI (AXI-HP) bus is employed for data transfer, and the 
throughput rate of the AXI-HP reaches 1200MB/s in single direction, and total throughput rate reaches 
9600MB/s. The regular expression engines place on PL and implement in the form of circuit by programmable 
LUTs of FPGA, and the state transition matrix of DFA stores in on-chip configurable memory block, i.e. block 
memory (BRAM). The DFAi in Fig.1 denotes the state transition matrix of a DFA. The PS component plays a 
role in exchanging data between external input data flow and regex engines on FPGA. In case of matching 
importing data stream, the network interface module within PS receives input stream from external network 
and promptly forwards it into the regex engines to perform rule matching via AXI-HP. In case of updating a 
DFA, the network interface module receives the updating DFA data stream from offline computers and then 
forward it into PL, PL receives the updating stream and stores it into BRAM via a BRAM IP core. The data 
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distribution controller (DDC) module determines the received data whether forward to regular expression 
engines or BRAM IP core. 
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Fig.1. architecture of REMS based on Zynq-7000 
3.2. DFA update protocol 
For right ways to update each element of the transition matrix, we designed a data protocol for DFA update. 
A basic element for once updating data is a WORD with 64 bits length, as shown in Fig.2. The data field in 
lower 16 bits of the WORD gives the valid data of a next state value of a DFA, and from 39th to 16th bits is the 
address field which indicates the row and column address of one next state in state transition matrix. The value 
of address for one element of a DFA equals the row address concatenating the column address of this element 
in state transition matrix. The 40th bit is a type field indicating the type of updating data. There are two types of 
update data, one type is the data of the DFA state transition matrix (type=1) and the other type is the data of 
final states set (type=0). Notes, if the type is 0, then the data indicates whether the current updating state 
specified by the value of row_addr is final state or not, the value of col_addr is invalid in this case. The top 23 
bits is a flag field which is filled with special value to indicate whether the WORD is valid update data, since 
there are other types of data through the update bus. 
type data
0164041
flag
153963
col_addrrow_addr
2324
 
Fig.2. data structure for DFA updating 
Update data stream begins a header flags which is 4 special WORDs to indicate the update beginning, and 
then the stream follows a series of update data WORDs of a DFA, and at last, the stream ends with a tail of 4 
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special WORDs. The reasons to set update header and tail are to make DDC knew the following data will be 
update streaming other than matching data stream. Before beginning update data, the DFA update controller 
suspends the data path from external network to the PS until ending of update. When beginning to update a 
DFA, the “DFA update controller” module, as shown in Fig.1, controls the entire process of update. Host 
computer successively packs each element of transition matrix into each a WORD in the form of defined data 
structure of update protocol, and the DFA update controller module transfers each WORD to the console 
computer by Ethernet network, and then the PS forward the received income updating data into PL via AXI-HP 
bus, and the DDC module puts the received data to BRAM IP core to store it on BRAM. 
4. DFA Compressing Algorithm 
This section proposes an algorithm using an improved run length encoding (iRLE) use for compressing DFA 
memory space, and this method can dynamically access to the elements of the compressed DFA. This 
algorithm is an improved version of the work [11], the new version can gain a better compression rate via 
hardware encoding the RLE. 
4.1. Principle of iRLE 
Encode: 
For a given string “A1A2A3…Am”, the Ai representing one character of FSM’s alphabet set Σ, iRLE is used 
to encode the string and get an encoded sequence:  
“C1P1C2P2…CiPi…CnPn”.   (1) 
Here, Cię{A1, A2, A3, …, Am}, here, if j=i+1 or j=i-1, then Ci≠Cj; Pi denotes the position of the longest 
continuous repeated substring “C1’C2’…Ck’” among original string,   C1’ = C2’= …=Ck’=Ci and kę{1, 2, 3ˈ…, 
m }; and the width of Ci and Pi are log|Σ| and logm respectively. 
Decode: 
Assuming the iRLE encoded sequence being equation (1), for a given K, there must be a j, which satisfies 
following equation:  
kę[Pj ,Pj+1), j=1,2, …,n, Pn+1=Ğ; 
Then, by the definition of equation (1), we can know the original kth character is Cj; in the work [11] using 
binary search method to solve the Cj costs O(log n) in terms of time complexity, but we use multi-comparator 
to concurrently perform comparing at a same time to solve the Cj, it only costs on O(1). 
4.2. Implementation of Compressing DFA Algorithm 
Each column of a DFA is a basic compute unit to use iRLE to encode its data. Encoding a sequence of 
contiguous of next-states value, i.e. a column data of transition matrix, by iRLE generate a series of encoded 
RLE pairs, such as “<next_state, pos>”, the ‘pos’ item denotes the first position of the value of next_state 
among a column. The algorithm packs each encoded RLE column into one block memory WORD, according to 
the column order, we successively stores each packed WORD into FPGA block memory. Assuming the 
encoded DFA by iRLE on FPGA called iDFA, then accessing a column of iDFA is equivalent to accessing a 
WORD of FPGA block memory. 
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Although the size of a WORD in block memory can assign any value as long as no more than the maximum 
length limited of a WORD, the WORD size of a few iDFA columns may be greater the maximum length of a 
WORD. That results in requiring more than one WORD to storage a large size iDFA column and twice 
accessing block memory. So we introduce grouping technique to store each iDFA column as multiply groups. 
In this way, we define a fixed small size group as block memory WORD, and then a column iRLE pairs can be 
decomposed into many equal size groups, the last group of one column is filled with empty data if its size is 
less than the group size. Thus, to access an iRLE pair in a column needs first to access the group where the pair 
is located. In order to fast locate the group address of an iRLE pair, we record each group address and the pos 
item of first iRLE pair of a group into an index table, an element of a record of the index table, like a RLE pair, 
is “<group_addr, first_position>”. The index information of groups of each column concatenate as a record of 
the index table. A record is a block memory WORD on FPGA, and the i-th column index information are 
stored as the i-th record of index table. The architecture of an iDFA engine show as in Fig.3, the upper-left part 
is the index table, and the upper-right is an example of the ‘E’-th column iRLE pairs of an iDFA, the size of a 
group is L. And the lower part is the iDFA engine. The two green boxes denote multiple concurrent 
comparators, and the two white boxes indicate block memory stored index table and the iRLE groups 
respectively.  
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Fig. 3. architecture for an iDFA engine 
Assuming that we want to access an element of a DFA’s state transition matrix, such as a next-state in the xth 
row and the yth column, i.e. the next-sate would be transferred next time by the current-sate x and the current-
input character y. Once state transition of the iDFA engine is that:  at clock cycle t1, we need to get the y-th 
index record of the index table at first, and then to solve the group address by concurrently comparing the 
current-state x with the pos item of each element of the y-th index table record; at clock cycle t2, we get one 
group of the y-th column, which is indicated by the given group address in cycle t1, and then to solve the next-
state via concurrently comparing the current-state with the position item of each iRLE pair of that group 
(details for how to compute the next-sate in the step is easy , so we omitted it). 
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5. Performance Evaluation 
In order to evaluate the reduced space achieved by the iRLE algorithm, we have done experiments on FPGA 
to evaluate the compression ratio of iRLE and the performance and the resource utilizations of the iDFA. The 
test bench is that: we select 5 sets of regular expressions rules from bro217, snort, and l7-filter, and we 
implemented the prototype on a Xilinx Zynq-7045 board, FPGA being Kintex-7, block memory being 2,180KB; 
and the test tool is Xilinx ISE 13.4. 
Table 1. Compression ratio of iRLE 
Regex 
sets 
No. of 
rules 
No. of 
states 
BRAM size(Kb) 
Comp. 
ratio original 
DFA iDFA 
bro217 217 6533 26,132 1,798 6.88% 
snort24 24 8335 33,340 10,680 32.03% 
snort34 34 9754 39,016 17,832 45.70% 
l7-filter12 12 2838 11,352 1,093 9.63% 
l7-filter5 5 4497 17,988 7,653 42.55% 
We used five rule groups to evaluate the compression ratio of iRLE algorithm, and the results are shown in 
table 1. Here, the l7-filter5 and l7-filter12 are two group rules from l7-filter regex set as well as snort24 and 
snort 34 are two group rules from snort regex set; the meaning of an original DFA is a pure software 
implemented DFA on traditional computers relative to the implemented DFA on hardware.  The memory size 
of an original DFA can get by the equation of number of states * character set size * 16, the number 16 means 
a state requiring two bytes to store it; and the memory size of an iDFA can get by the equation of number of 
iRLE pairs * 2 * minimum bits width of an iRLE item, the minimum bits width is equal to an integer no less 
than log|No. of States|, here the number 2 indicates there are two items of each iRLE pairs. From the 
experimental results, we can see the best compression ratio can reach 6.88%, achieved by bro217 rule set, and 
for the most complex rule sets such as snort and l7-filter, the compression ratio can reach 30%~46%. 
Table 2. Throughput of the iDFA 
Regex sets No. of rules 
No of 
states 
Frequency of 
iDFA(MHz) 
BRAM 
utilization 
Throughput 
of one iDFA 
(Mbps) 
Max total 
throughput 
(Mbps) 
No. of 
parallel 
engines 
bro217 217 6533 229.82 16% 919 5,516 6 
snort 24 24 8335 193.31 60% 773 773 1 
snort34 73 9754 201.66 97% 807 807 1 
l7-filter12 12 2838 223.84 8% 895 10,744 12 
l7-filter5 5 4497 191.83 45% 767 1,535 2 
We realize the design of iDFA in VHDL. As the iDFA architecture described above, iDFA engine costs two 
clock cycles for matching per one input character. We simulate the performance of iDFA on simulator of 
Xilinx iSim and evaluate the resource utilization by ISE synthesis tool. The results are shown in Table 2, from 
which we can see that the frequency of an iDFA for each regex set is relatively stable, about 200MHz, and the 
throughput for deployed only one iDFA engine can come to more than 760Mbps, and the best result reaches to 
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919Mbps. In order to maximize resource utilization and system throughput, we parallel deploy multiple engines 
as much as possible, the last two columns of table 2 described the maximum number of parallel engines on one 
FPGA chip and the maximum total throughput in this way. By this way, we can see that the best total 
throughput can reach 10.7Gbps for l7-filter12 rule set. 
6. Conclusion 
In the paper we propose a new real-time updatable FPGA-based architecture for regular expression matching, 
and propose an improved run-length encoding algorithm to compress the DFA space in FPGA. The update 
architecture can satisfy those regex application required real-time update FSM. The proposed iRLE algorithm 
reduces a lot of storage space of DFA and lead high throughput DFA engines. This result can well meet those 
applications required line-speed for data handling. The iDFA implemented in simulation environment, so in the 
next step, we will put it into real FPGA chip and improve its performance. 
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